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Abstract 
This work proposes designing of high speed floating point multipliers. The multipliers are designed using Vedic Mathematics. 
The Vedic Multiplier (VM) has a regular structure therefore can be easily layout in a Silicon chip. Two different VMs are 
designed with different adder structures viz. Ripple Carry Adder (RCA) and Carry Look-ahead Adder (CLA). A single precision 
floating point multiplier is designed with these two VM structures. The multipliers are structurally modeled in Verilog HDL. The 
simulation and synthesis are done in Xilinx® ISE 14.2. A comparison on the basis of area, power and delay is performed on 
Virtex-5 (xc5vlx110tff1136-1). 
© 2014 The Authors. Published by Elsevier B.V. 
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1. Introduction 
This paper discusses the designing of high speed, energy efficient floating point multiplier (FPM) which can be 
used for the designing of a reconfigurable multiplier capable of being configured as a FPM as well as an unsigned 
multiplier. Floating point numbers 1 are one possible way of representing the real numbers in binary format. FPMs 
are the critical delay path components in DSP processors. 
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Fig. 1. Relationship between FPU and Integer Unit. 
 
The floating point unit 2 is a coprocessor that operates in parallel with the processor’s integer unit (Fig. 1). The 
FPU gets its instructions from the same instruction decoder and sequencer as the integer unit and shares the system 
bus with the integer unit. Other than these connections, the integer unit and FPU operate independently and in 
parallel. For single instruction processors, the operation of these two units depends upon the input signal data-type. 
Hence only one unit in two will be active at any instant of time. Or in other words, the other unit will simply reside 
on the FPGA wasting area, power and cost. Thus it will be advantageous if the multiplier unit reconfigures, 
depending on the input data-type, as an integer (unsigned) multiplier or a FPM. 
For designing high speed multipliers, the Vedic Multipliers (VMs) are chosen. These multipliers provide high 
speed of operation while they are area efficient too. A single precision FPM contains a 24u24 unsigned multiplier, 
an unsigned adder, a sign bit calculator and a normalizer. The unsigned multiplier is designed using a 24u24 VM. 
The performance of VM improves when they constitute high speed adder. 
A comparison on the basis of area, delay and power is also performed for floating point multiplier (using RCA 
and CLA) with the array multiplier and carry save multiplier. All multipliers are simulated and synthesized using 
Xilinx® ISE 14.2. 
This paper consists of 5 sections: section 2 discusses various previous works; section 3 explains the proposed 
work. Section 4 is the experimental results and section 5 concludes the paper. 
2. Previous Works 
Implementation of floating point multiplier on FPGA is explained with a study of its effects on 4-input LUTs 3 by 
Pardeep Sharma and Ajay Pal Singh. Floating point format along with the steps in conversion of decimal to floating 
point numbers is explained in this paper. The results of LUT utilization on Spartan-2, Spartan-2e, Spartan-3, 
Spartan-3e, Virtex, Virtex-2, Virtex-2p, Virtex-4, Virtex-E are provided and concluded that the implementation on 
Virtex-4 has the least LUT utilization 
Lokesh Bhardwaj and Sakshi Bajaj 4 explained the multiplication algorithm for floating point numbers: 
x Multiplying the significand (including the hidden bit) 
x The decimal point is placed in the result 
x The exponents are added (E1+E2-Bias) 
x The sign bit of the product is obtained (S1 XOR S2) 
x The result is normalized 
x Normalizing is done such that there is a ‘1’ before the decimal point 
x The result is rounded to nearest number 
A new architecture for high speed 4u4 Vedic Multipliers based on two different sutras namely, Urdhva 
Tiryakbhyam and Nikhilam is presented by S. Karthika and Priyanka Udhayabhanu 5. Novel architectures for 2u2 
and 4u4 Vedic Multipliers are introduced in this paper. This paper gives the idea that an NuN Vedic Multiplier can 
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be implemented using N/2uN/2 Vedic Multipliers and three adder structures. Also this paper explains that the delay 
of a Vedic Multiplier greatly depends on its adder structures. Mohammed Hasmat Ali and Anil Kumar Sahani 6 
presented a detailed study of different multipliers based on Array Multiplier, Constant Coefficient Multiplication 
(KCM) and multiplication based on Vedic Mathematics. The multipliers are compared based on LUTs and path 
delays. Results show that Vedic Urdhva Tiryakbhyam sutra is fastest multiplier with least path delay. Ch. Harish 
Kumar implemented Urdhva, Nikhilam Vedic Multipliers and Array Multiplier 7 and analysed on the basis of power, 
area and delay. The multipliers are modelled using Verilog HDL and the simulation is done in Xilinx ISE 10.1. It is 
found that the Urdhva multiplier is the best multiplier compared to Array and Nikhilam multipliers. A high speed 
multiplier design which has a reconfigurable path for IEEE 754 single precision and two units- Add unit and 
Aligner-normalizer unit is also designed 8. 
3. Proposed Works 
FPMs 9, 10, 11, 12 are the key components in applications that involve large dynamic range, high precision and easy 
operation rules. Floating point numbers are one possible way of representing real numbers in binary format. The 
IEEE 754 standard 13 for binary floating point arithmetic provides a precise specification of floating point number 
formats computation operations and exceptions and their handling. 
The IEEE format specifies two main groups of floating point format: 
x Single Precision 
x Double Precision 
The single precision format representation of floating point numbers has three fields: 
x Sign bit (S) 
x Mantissa (M) 
x Exponent (E) 
Fig.  2 shows the single precision format and it is represented as: 
    MBiasES uu 21    (1) 
 
 
Fig. 2. Single Precision Floating point Multiplier Standard. 
 
3.1. Floating Point Multiplier Architecture 
The single precision FPM is shown in Fig.  3 and it contains four different modules: 
x Sign bit calculator: Multiplying two numbers results in a negative number if one of the multiplied numbers is of a 
negative value. A sign bit calculator is implemented using an XOR gate. 
x Unsigned Adder: The unsigned adder is responsible for adding the exponent of the first input to the exponent of 
the second input and subtracting the bias (127b) from the addition result (i.e., A(Exponent) + B(Exponent) – Bias). An 8-
bit Ripple Carry Adder (RCA) and a 9-bit Ripple Borrow Subtractor (RBS) are used here. 
x Unsigned Multiplier: This unit is responsible for multiplying the unsigned multiplicands and placing the decimal 
point in the multiplication product. The unsigned significant multiplication is done on 24-bit. The multiplier 
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performance is chosen such that it does not affect the whole multiplier performance. A 24u24 VM is used. The 
result at this stage is called intermediate product. 
x Normalizer: The result of the significand multiplication must be normalized to have a leading ‘1’ just to the left of 
the decimal point. Since the inputs are normalized numbers the intermediate product has the leading ‘1’ at bit 46 or 
47. 
 
 
Fig. 3. Floating point Multiplier Architecture. 
 
3.2. Vedic Multiplier 
Vedic Multipliers 14, 15, 16, 17, 18 are based on Vedic Mathematics. Vedic Mathematics is an ancient mathematics 
concept developed by Sri Bharati Krishna Tirthaji between 1911 & 1918. It includes sixteen sutras, dealing with 
arithmetic, algebra, geometry, trigonometry and calculus. 
Vedic Multiplier discussed in this context is based on Urdhva Tiryakbhyam Sutra (literally- “Vertically and 
Crosswise”). Using this sutra the partial products are generated and summed in. This multiplier design has the 
advantage that as the number of bits increases, the gate delay and area increases slowly. Therefore it is time, space 
and area efficient. 
 
 
Fig. 4. 2u2 Vedic Multiplier. 
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The 2u2 Vedic Multiplier (Fig.  4) is implemented using four AND gates and two half adders. By using this sutra, 
the larger number (NuN) is broken down into smaller numbers (N/2uN/2) and these smaller numbers are again 
broken into still smaller numbers (N/4uN/4) till we reach multiplicand of size 2u2, thus simplifying the whole 
multiplication process. Hence 4u4 Vedic Multiplier is implemented using four 2u2 Vedic Multipliers and three 4-bit 
adders. Also an 8u8 Vedic Multiplier is implemented using four 4u4 Vedic Multipliers and three 8-bit adders. Thus 
an NuN Vedic Multiplier is implemented using four (N/2uN/2) Vedic Multipliers and three N-bit adders. A 32u32 
VM is shown in Fig.  5. 
 
 
Fig. 5. 32u32 Vedic Multiplier. 
 
x Vedic Multiplier using CLA: Carry Look-ahead algorithm 19 algorithm helps in improving the speed of addition 
operation. Using this algorithm the carry bits for the successive stages can be calculated in advance depending on 
the input signals. CLA calculates the next carry by exploiting the fact that the carry generated at any bit-position 
depends on the three inputs to that position. A 32u32 VM using CLA is shown in Fig.  6. Pi=Xi XOR Yi (Carry 
Propagation), Gi=Xi AND Yi (Carry Generation), Si=Xi XOR Yi XOR Ci (Sum Generation) and Ci+1=Gi OR (Pi 
AND Ci) (Next Carry) 
 
 
Fig. 6. 32u32 Vedic Multiplier using CLA. 
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Hence in Vedic Multiplier using CLA, the speed will be improved appreciably, since CLA unit produces output 
much faster than RCA unit. 
 
x Vedic Multiplier using RCA: A ripple carry adder can be constructed with full adders connected in cascaded, with 
the carry output from each full adder connected to the carry input of the next full adder in the chain. Here the 
output is known only after the carry generated by the previous stage is produced. Thus, the sum of the most 
significand bits is only available after the carry signal has rippled through the adder from the least significand 
stage to the most significand stage. As a result, the final sum and carry bits will be valid after a considerable delay. 
A 32u32 VM using RCA is shown in Fig.  7. 
 
 
Fig. 7. 32u32 Vedic Multiplier using RCA. 
Therefore, the performance of the VM using RCA depends on how fast the RCA unit produces its output. As the 
size of the multiplier increases, the length of the RCA unit also increases, thus takes longer time to produce output. 
Hence the speed of this multiplier decreases as the number of bits increases. 
4. Experimental Results 
The multipliers are structurally modeled in Verilog HDL. The simulation and synthesis are done in Xilinx® ISE 
14.2. A comparison on the basis of area, power and delay is performed on Virtex-5 (xc5vlx110tff1136-1). The entire 
structure is same for the four floating point multiplier designs except for the 24u24 multiplier block, which will be 
designed with separate integer multipliers. Hence area and speed of the floating point multipliers depends on the 
performance of the integer multipliers. 
Table 1.Device Utilization Summary of Floating Point Multipliers. 
Single Precision Floating Point Multiplier 
Design 
No. of LUTs (%) No. of IOBs (%) 
Vedic Multiplier using CLA 1 15 
Vedic Multiplier using RCA 2 15 
Carry Save Multiplier 1 15 
Array Multiplier 1 15 
The Table 1 gives the device utilization summary of single precision floating point multipliers and Table 2 gives 
the device utilization of corresponding integer multipliers. 
The Vedic Multipliers consume more area than other multipliers. It is expected due to the presence of three adder 
structures and four 16u16 multipliers, each of which in turn contains 8u8 multiplier structures and so on. Carry Save 
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Multipliers and Array Multipliers use the same number of LUTs since both designs contain equal number of full 
adders. 
Table 2.Device Utilization Summary of Integer Multipliers. 
Integer Multiplier Design (32u32) No. of LUTs (%) No. of IOBs (%) 
Vedic Multiplier using CLA 3 20 
Vedic Multiplier using RCA 3 20 
Carry Save Multiplier 2 20 
Array Multiplier 2 20 
 
Fig.  8 gives the device utilization summary of FPMs and Integer multipliers. 
 
 
Fig. 8. Device Utilization Summary of (a) FPMs; (b) Integer Multipliers. 
 
The Table 3 and Table 4 give the maximum combinational path delay and on-chip total power of single precision 
floating point multipliers and integer multipliers respectively.  
Table 3.Maximum Combinational Path Delay and On-chip Total Power of Floating Point Multipliers. 
Single Precision Floating Point Multiplier 
Design 
Maximum 
Combinational 
Path Delay (ns) 
On-chip Total 
Power (W) 
Vedic Multiplier using CLA 31.832 1.042 
Vedic Multiplier using RCA 33.246 1.042 
Carry Save Multiplier 36.316 1.042 
Array Multiplier 56.481 1.042 
 
The Vedic Multipliers are found to be having more speed than other multipliers. This is due to the partial 
products are generated and summed in parallel. Also the delay associated with the Vedic Multipliers is mainly due 
to the propagation of carry bits through adders. By using high speed adders like CLA, the performance of Vedic 
Multipliers can again be improved. 
Carry Save Multiplier has much less path-delay than Array Multiplier because addition is done in parallel without 
waiting for the previous results. Array Multipliers suffers the highest path delay since addition operation can be 
performed only if the previous result is available. 
Fig.   9 shows the delay and power of FPMs and Integer multipliers. 
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Thus the VM using CLA is found to be faster than other multipliers (43.64% speed trade-off as compared to 
Array Multiplier). This high speed compensates for the slight increase in its device utilization. 
 
Table 4.Maximum Combinational Path Delay and On-chip Total Power of Integer Multipliers. 
Single Precision Floating Point Multiplier 
Design 
Maximum 
Combinational 
Path Delay (ns) 
On-chip Total 
Power (W) 
Vedic Multiplier using CLA 30.934 1.042 
Vedic Multiplier using RCA 35.286 1.042 
Carry Save Multiplier 70.064 1.042 
Array Multiplier 73.485 1.042 
 
 
Fig. 9. Delay and Power of (a) FPMs; (b) Integer Multipliers. 
5. Conclusion 
A high speed FPM was designed. The multiplier was based on Vedic Mathematics. Vedic Multipliers were 
chosen due to its regular structure, gradually increasing delay and area. VMs also have the advantage that the delay 
in these multipliers is due to the time taken by the carry bits to propagate through the adders. Thus two different 
VMs were designed; one using CLA and the other using RCA. The design entry was done using CLA and the other 
using RCA. The design entry was done using Xilinx ISE 14.2 and was implemented on Virtex-5 20. 
The VM designs were compared on the basis of area, power and delay with the Array Multiplier and the Carry 
Save Multiplier. The VMs were found to be having high speed as compared to other multipliers. This is because the 
partial products are generated and summed in parallel. The presence of CLA improved the speed of the VM. 
Although the area of these multipliers was slightly high, it compensates for the high speed of these multipliers 
(43.64% trade-off as compared to Array Multiplier). 
Using these high speed multipliers the reconfigurable multiplier is to be designed. The reconfigurable module 
will be instantiated with the two instances: the integer multiplier and the FPM. This design will have two dynamic 
modules, integer multiplier and the FPM. The concept of Partial Reconfiguration 21, 22, 23 will be used here. 
The idea of Partial Reconfiguration is introduced by Xilinx® in late 1990s. Partial Reconfiguration (PR) is a 
feature of modern FPGAs that allows a subset of the logic fabric of a FPGA to dynamically reconfigure while the 
remaining logic continues to operate unperturbed. PR of FPGAs is a compelling design concept for general purpose 
reconfigurable systems for its flexibility and extensibility. PR is supported by the Xilinx Virtex series FPGAs since 
the Virtex-4. Xilinx PR 23 extends the inherent flexibility of the FPGA by allowing specific regions of the FPGA to 
be programmed with new functionality while applications continue to run in the remainder of the device. PR 
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addresses three fundamental needs by enabling the designer to: Reduce cost and/or board space, change a design in 
the field and reduce power consumption. 
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